

**IGBT** 

TRENCHSTOP™ IGBT3 Chip SIGC57T120R3E

**Data Sheet** 

Industrial Power Control



#### **Table of Contents**

Features and Applications	3
Mechanical Parameters	2
Maximum Ratings	4
Static and Electrical Characteristics	4
Further Electrical Characteristics	5
Chip Drawing	6
Revision History	7
Relevant Application Notes	7
_egal Disclaimer	8



### TRENCHSTOP<sup>™</sup> IGBT3 Chip

#### Features:


- 1200V trench & field stop technology
- Low turn-off losses
- Short tail current
- Positive temperature coefficient
- Easy paralleling

#### Recommended for:

Power modules

#### **Applications:**

• Drives



Chip Type	<b>V</b> <sub>CE</sub>	<b>/</b> Cn <sup>1</sup>	Die Size	Package
SIGC57T120R3E	1200V	50A	7.6mm x 7.53mm	Sawn on foil

#### **Mechanical Parameters**

Die size		7.6 x 7.53		
Emitter pad size		See chip drawing	mm <sup>2</sup>	
Gate pad size		1.319 x 0.820		
Area total		52.228		
Thickness		140	μm	
Wafer size		200	mm	
Maximum possible ch	ips per wafer	458		
Passivation frontside		Photoimide		
Pad metal		3200nm AlSiCu		
Backside metal	Ni Ag – system  To achieve a reliable solder connection it is strong recommended not to consume the Ni layer completely production process			
Die bond		Electrically conductive epoxy glue and soft solder		
Wire bond		AI, ≤500μm		
Reject ink dot size		Ø 0.65mm; max. 1.2mm		
Storage environment	for original and sealed MBB bags	Ambient atmosphere air, temperature 17°C – 25° <6 months		
Storage environment	for open MBB bags	Acc. to IEC62258-3: atmosphere >99% Nitrogen or inchange humidity <25%RH, temperature 17°C – 25°C, <6 mg		

<sup>&</sup>lt;sup>1</sup> Nominal collector current at  $T_C$ =100°C for chip packaged in power modules, see application example cited on page 5.



#### **Maximum Ratings**

Parameter	Symbol	Value	Unit
Collector-emitter voltage, T <sub>vj</sub> =25°C	V <sub>CE</sub>	1200	V
DC collector current, limited by $T_{\rm vjmax}^{\ \ 2}$	I <sub>C</sub>	-	А
Pulsed collector current, $t_{\rm p}$ limited by $T_{\rm vj\;max}^{\;3}$	I <sub>C,puls</sub>	150	Α
Gate-emitter voltage	$V_{GE}$	±20	V
Junction temperature range	$T_{\rm vj}$	-55 <b>+</b> 175	°C
Operating junction temperature	$T_{\rm vj}$	-55 <b>+</b> 150	°C
Short circuit data $^{3/4}$ $V_{GE}$ =15V, $V_{CC}$ =900V, $T_{vj}$ =125°C	t <sub>sc</sub>	10	μs
Reverse bias safe operating area <sup>3</sup> (RBSOA)	<i>I</i> <sub>C,max</sub> =100A, <i>V</i> <sub>CE,max</sub> =1200V, <i>T</i> <sub>vj</sub> ≤125°C		

#### Static Characteristics (tested on wafer), $T_{vj}$ =25°C

Parameter	Symbol	Conditions	Value			Unit
rai ailletei			min.	typ.	max.	
Collector-emitter breakdown voltage	$V_{(BR)CES}$	$V_{\text{GE}}$ =0V, $I_{\text{C}}$ =2mA	1200	ı	-	
Collector-emitter saturation voltage	V <sub>CEsat</sub>	$V_{\rm GE}$ =15V, $I_{\rm C}$ =50A	1.4	1.7	2.1	V
Gate-emitter threshold voltage	$V_{\rm GE(th)}$	$I_{\rm C}$ =2mA, $V_{\rm GE}$ = $V_{\rm CE}$	5.0	5.8	6.5	
Zero gate voltage collector current	I <sub>CES</sub>	$V_{\text{CE}} = 1200 \text{V}, \ V_{\text{GE}} = 0 \text{V}$	1	1	6.79	μA
Gate-emitter leakage current	I <sub>GES</sub>	$V_{CE} = 0V, V_{GE} = 20V$	1	1	600	nA
Integrated gate resistor	$r_{\mathrm{G}}$			4		Ω

#### **Electrical Characteristics** <sup>3</sup>

Parameter	Symbol	Conditions	Value			11:4:4
Parameter			min.	typ.	max.	Unit
Collector-emitter saturation voltage	V <sub>CEsat</sub>	$V_{\text{GE}}$ =15V, $I_{\text{C}}$ =50A, $T_{\text{vj}}$ =125°C	-	2.0	-	V
Input capacitance	C <sub>ies</sub>	V <sub>CE</sub> =25V,	-	3600	-	"F
Reverse transfer capacitance	C <sub>res</sub>	$V_{GE}$ =0V, $f$ =1MHz $T_{Vj}$ =25°C	-	163	-	pF

4

<sup>&</sup>lt;sup>2</sup> Depending on thermal properties of assembly.

<sup>&</sup>lt;sup>3</sup> Not subject to production test - verified by design/characterization.

<sup>&</sup>lt;sup>4</sup> Allowed number of short circuits: <1000; time between short circuits: >1s.




#### **Further Electrical Characteristics**

Switching characteristics and thermal properties are depending strongly on module design and mounting technology and can therefore not be specified for a bare die.

Application example	FP50R12KE3	Rev. 3.1
T P P		



#### **Chip Drawing**



**E** = Emitter

**G** = Gate

T = Test pad do not contact



#### **Bare Die Product Specifics**

Test coverage at wafer level cannot cover all application conditions. Therefore it is recommended to test all characteristics which are relevant for the application at package level, including RBSOA and SCSOA.

#### **Description**

AQL 0.65 for visual inspection according to failure catalogue

Electrostatic Discharge Sensitive Device according to MIL-STD 883

#### **Revision History**

Revision	Subjects (major changes since last revision)	Date
2.2	Change wafer size to 200mm	30.04.2010
2.3	Additional basic types L7667M, L7667T, L7667E; new gate pad design	02.07.2014
2.4	Minor changes, chip drawing	06.02.2015
2.5	Update disclaimer	19.08.2015

# Relevant Application Notes



Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015. All Rights Reserved.

#### **IMPORTANT NOTICE**

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Please note that this product is <u>not</u> qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

#### **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

 $w\ w\ w\ .\ i\ n\ f\ i\ n\ e\ o\ n\ .\ c\ o\ m$